This paper studies the difference in computational power between the mesh-connected parallel computers equipped with dynamically reconfigurable bus systems and those with static ones. The mesh with separable buses (MSB) is the mesh-connected computer with dynamically reconfigurable row/column buses. The broadcasting buses of the MSB can be dynamically sectioned into smaller bus segments by program control. We examine the impact of reconfigurable capability on the computational power of the MSB model, and investigate how computing power of the MSB decreases when we deprive the MSB of its reconfigurability. We show that any single step of the MSB of size n × n can be simulated in O (log n) time by the MSB without its reconfigurable function, which means that the MSB of size n × n can work with O (log n) step slowdown even if its dynamic reconfigurable function is disabled.
Introduction
The mesh-connected parallel computer is a processor array that consists of processors arranged to a 2-dimensional grid. Each processor is connected via bi-directional unit-time communication links to its adjacent processors. Its natural structure is suitable for VLSI implementation and allows a high degree of integration. However, the mesh architecture has a crucial drawback that its communication diameter is large due to lack of broadcasting mechanism. To overcome this problem, many researchers have considered adding global buses (broadcasting buses) to the mesh. By using global buses, data broadcasting can be carried out: a processor can send data to a global bus, and those processors along the bus can receive it from the bus. Basically, the global buses are static, i.e., their connection topologies are statically fixed and can not be dynamically changed during the execution of programs.
Recently, the more powerful bus model called reconfigurable bus system have been intensively studied due to their strong computational powers [7, 14, 17, 18, 20] . The dynamic bus system can be used to dynamically obtain various interconnection patterns among the processors during the execution of programs. One typical technique to implement such a reconfigurable function of the bus system is to fuse/segment bus fragments dynamically [18] . The processors in the same interconnected bus fragment can be seen as the ones which own a unit-time broadcasting bus over the processors. Dynamic reconfigurable function enables the models to make efficient use of broadcast buses, and to solve many important, fundamental problems (arithmetic, sorting, graph algorithms, etc.) efficiently, mostly in a constant or polylogarithmic time [14, 18] . Such reconfigurability, however, makes the bus systems complex and causes negative effects on the communication latency of global buses [5] . Hence, it is practically important to study the trade-off between such points quantitatively. In this paper, we investigate the impact of reconfigurable capability on the computational power of mesh-connected computers with global buses. Here, we deal with the meshes with separable buses (MSB) [7, 17] and a variant of the meshes with partitioned buses called the meshes with multiple partitioned buses (MMPB) [8] . The MSB and the MMPB are the mesh-connected computers enhanced by the addition of broadcasting buses along every row and column. The broadcasting buses of the MSB, called separable buses, can be dynamically sectioned into smaller bus segments by program control, while those of the MMPB, called partitioned buses, are statically partitioned in advance and cannot be dynamically reconfigurable. In the MSB model, each row/column has only one separable bus, while in the MMPB model, each row/column has L partitioned buses (L ≥ 1). See Figure 1 and 2. By comparing the relative power between these models, we have studied the difference in computational power between the parallel models equipped with reconfigurable bus systems and those with static ones.
In this paper, we study how much slowdown is required when we deprive the MSB of its reconfigurable function. Here, we show that the MSB of size n × n can work with O (log n) step slowdown without its reconfigurable function. Since we have shown that the MSB of size n × n can simulate the reconfigurable mesh [1, 14, 20] (or PARBS, the processor array with reconfigurable bus systems) of size n × n in O ( log 2 n ) steps [13] , we can state that the reconfigurable mesh of size n × n can also work with O ( log 3 n ) step slowdown even if its reconfigurable function is unused. This paper is organized as follows. Section 2 explains computational models, problem definition, and related works. Section 3 shows that the MSB of size n × n can work with O (log n) step slowdown even if its dynamic reconfigurable function is disabled. And finally, Section 4 offers concluding remarks.
Preliminaries

Models
A mesh-connected computer (mesh) is a parallel computational model in which n × n identical processors (PEs) are arranged in a 2-dimensional grid with n rows and n columns [4, 19] . See Figure 3 . The PE located in row i and column j is denoted as PE[i, j] (1 ≤ i, j, ≤ n). Each PE is connected to its 4 adjacent PEs (if provided) via unit-time bi-directional communication links. The mesh structure is very natural and is convenient to be implemented in 2-D layout. However, the conventional mesh has a large communication diameter, and usually needs Ω(n) time for solving problems (e.g., prefix-sum computations of n × n values distributed one data per PE) [4, 19] .
The mesh with broadcasting buses (MB) is a mesh enhanced by the addition of broadcasting buses along every row and column [16] . See Figure 4 . Because of the broadcasting capability, the MB can solve the prefix-sum problem more efficiently in O ( n 1/2 ) time steps [16] . The mesh with partitioned buses (MPB) is a variant of the MB model, where each broadcasting bus is equally partitioned by a fixed length ℓ [2, 6] ) steps [11] . To obtain more powerful computational power, dynamically reconfigurable broadcasting buses have been studied [18] . One such model is the mesh with separable buses (MSB) 1 , where each row/column broadcasting buses can be dynamically sectioned into smaller bus segments by locally controlled sectioning switches of PEs. Each PE has access to the global bus through local read/write ports at the sides of sectioning switch. See Figure 1 . In the row separable bus shown in Figure 1 , broadcasts are carried out in the following way: 1) several PEs section the global bus by locallycontrolled sectioning switches, 2) several PEs send data to the bus through port L and/or R, and 3) several PEs receive data from the bus through port L and/or R. The MSB is such a powerful model that solves many problems in polylogarithmic time (mostly in O (log n) time, e.g., O (log n) steps for solving the prefix-sum problem) [7, 17, 18] .
A single time step of the above-mentioned models is composed of the following three substeps:
1) Local communication substep:
Every PE communicates with its adjacent PEs via local links.
2) Broadcast substep:
Every PE changes its switch configurations by local decision (this operation is only for the MSB). Then, along each broadcasting bus segment, several of the PEs connected to the bus send data to the bus, and several of the PEs on the bus receive the data transmitted on the bus.
3) Compute substep:
Every PE executes some local computation. Here, we assume that a PE writes to only one bus at a time in the MMPB model. The bus accessing capability is of Common-Collision model. If there is a write-conflict on a bus, the PEs on the bus receive a special value ⊥ (i.e., PEs can detect whether there is a write-conflict on a bus or not). If there is no data transmitted on a bus, the PEs on the bus receive a special value ϕ (i.e., PEs can know whether there is data transmitted on a bus or not).
Simulation Problem
In this paper, we consider simulating any single step of the n × n MSB (M) by using the mesh with statically partitioned buses (M ′ ). Here, we assume that M' is the same size as M. The processor mapping is a natural one: each
is given the behaviour of its corresponding PE of M. We assume that the computing power of PEs, the bandwidth of local links, and that of broadcasting buses are equivalent in both M and M'.
Since the only difference between M and M' is the broadcasting capability, both local communication and compute substeps are easily simulated in a constant number of steps (each PE[i, j] of M ′ simply executes the same operations as PE[i, j] of M). The broadcast substep of the M is simulated by solving connected-component labeling (CC-labeling) problem for a port-connectivity graph (pc-r r r r r r r r r r r r r r r r r r r r r r r r r r r r r r r r
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Related Works
Dynamically reconfigurable capability is a very powerful function. For example, the most flexible model called reconfigurable mesh (RM, see Figure 6 ) [1, 14, 20] can solve many problems in a constant number of steps (e.g., sorting n elements in O (1) time using the RM of size n × n).
In this paper, we study how much slowdown is required when we deprive the MSB of its reconfigurable function. In [9, 11] , we have shown that the MSB of size n × n can be simulated time-optimally
) steps using the MMPB of size n × n, where L is constant and the global buses are of word-model, i.e., the bus-width is the same as the number of bits in one word. From this result, it is natural to think that the slowdown may be at least of polynomial time. However, in [10] , we successfully showed that we can suppress the slowdown to O ( log 2 n ) steps, by considering the relation between the word-model bus and the bit-model bus. In [10] , we utilized the fact that each single word-model bus can be viewed as ⌈log n⌉ bit-model buses, where ⌈log n⌉ is the word-size of processor. Since we assumed that we can separately section each wire of a word-model bus with different lengths, the computational model in [10] is, strictly speaking, not the regular MMPB model. Later in [12] , without putting any special assumption that we can separately section each wire of a word-model bus with different lengths, we showed that the MSB can work with O ( log 3 n ) step slowdown without its reconfigurability.
Here, we improve the result in [12] , and show that the MSB of size n × n can work with O (log n) step slowdown without its reconfigurable function. Since can simulate the RM of size n × n in O ( log 2 n ) steps [13] , we can state that the reconfigurable mesh of size n × n can also work with O ( log 3 n ) step slowdown even if its reconfigurable function is unused.
Simulation of Dynamically Reconfigurable Buses by Statically Partitioned Buses
The difference between the MB, MPB, MMPB ⟨L⟩ , and MSB models is only their broadcasting capabilities. As mentioned in Section 2.2, to simulate operations of the MSB by using other models, we focus on how to mimic the broadcast substep of the MSB, because the local communication and the compute substeps of the MSB can be easily simulated in a constant number of steps (each simulating PE simply executes the same operations as the simulated PE). Also, in what follows, we explain how to simulate the broadcasts along rows only, since those along columns can be simulated similarly.
To begin with, we introduce the following lemma:
Lemma 1 [10] Any step of the MSB of size n × n can be simulated in O ( Ln
1/(2L+1)
) steps by the MMPB ⟨L⟩ of size n × n.
In the algorithm proving this lemma, we let each ℓ j = Θ(n αj ) where α j = 2j/(2L + 1). If we let
becomes O (log n). Hence, we have the following corollary.
Corollary 1 Any step of the MSB of size n × n can be simulated in O (log n) steps by the MMPB ⟨log n⟩
of size n × n.
Here, please note that ℓ j+1 /ℓ j = n 2/(2L+1) becomes a constant when L = log n. The broadcast along each row (resp. column) of the MSB is simulated locally by the corresponding row (resp. column) of the MMPB ⟨log n⟩ . We briefly explain the algorithm proving Corollary 1 as follows. In [10] , the algorithm is described as a recursive algorithm, but here we write it in non-recursive way. For simplify the exposition, we assume that n mod log n = 0 and that log n is a positive integer. Also, we let ℓ j = 2 j . In the algorithm proving Corollary 1, the broadcasts along each row (resp. column) of the MSB is simulated locally by the corresponding row (resp. column) of the MMPB ⟨log n⟩ . The algorithm first simulates broadcasts along rows, and then those along columns. Since the simulation of the column broadcasts is essentially the same as that of the row broadcasting, we explain how to simulate a row of the MSB by using the corresponding row of the MMPB ⟨log n⟩ only. Let G be the pc-graph correspond to the broadcast operation taken along a row of the simulated MSB. Then, the following algorithm solves the CC-labeling problem for G by using the corresponding row of the simulating MMPB ⟨log n⟩ . The algorithm adopts the same divide-and-conquer strategy used in the component labeling algorithm for a binary image proposed by Maresca et al. in [3, 15] . In the for-loop body of Stage 1 and Stage 2 of Alg Cor1 on MMPB ⟨log n⟩ , the simulating MMPB ⟨log n⟩ uses only the level-d bus and local links for data communication. The details are in [10] . Figure 7 illustrates the cost for simulating a row of the MSB by using the corresponding row of the MMPB ⟨log n⟩ . The broadcasting buses of the simulating MMPB ⟨log n⟩ are partitioned by length 2, 4, 8, . . . , n.
Algorithm Alg Cor1 on MMPB
Next, we consider a variant of the MPB (MMPB ⟨1⟩ ), called mesh with partitioned buses of different lengths (hereafter MPB dif ). In the original MPB model, row/column buses are partitioned equally with the same length if they belong to the same level, while in the MPB dif model, each row/column bus can be partitioned with different lengths. In the MPB dif model, each row/column has only one statically partitioned bus. Please note that the MPB dif model can be viewed as the MSB without its reconfigurable function. In the following, we show that the MPB dif can simulate the MSB efficiently in O (log n) time.
By using L consecutive rows of the MPB dif , the L partitioned buses attached to a single row of the MMPB ⟨L⟩ can be simulated in O (L) time. The idea is as follows: Each one of the L partitioned buses along a row of the MMPB ⟨L⟩ is simulated by a distinct row of the simulating MPB dif . See Figure  8 . The L partitioned buses attached to the row of the MMPB ⟨L⟩ are simulated by row 1, 2, . . . , L of the MPB dif . Each broadcasting bus along row i of the MPB dif is partitioned by length ℓ i so that the level-i bus of the MMPB ⟨L⟩ can be simulated in a constant time by the row i of the MPB dif . Here, the behavior of each PE in the simulated row of the MMPB ⟨L⟩ is initially given to the corresponding PE in the topmost row (row 1) of the L rows of the MPB dif . The simulation consists of two stages. In Stage 1, data is moved downward, row by row, and the broadcasting on the level-i bus of the MMPB ⟨L⟩ is simulated when the data is at row i. In Stage 2, the data (simulation result) is moved upward to the topmost row. See Figure 9 . It is not difficult to confirm that this simulation requires O (L) steps, which is mainly from the cost for the data-transfer vertically along each column of the L rows over the MPB dif (here, the data-transfer uses only local links if it is vertical one). Formally, we describe the algorithm as follows: Next, we consider how to simulate L consecutive rows, not a single row, of the MMPB ⟨L⟩ using the L rows of the MPB dif . Here, we execute Alg Lem2 on MPB dif in a pipeline fashion on the MPB dif . For example, consider the case where the L consecutive rows of the MMPB ⟨L⟩ are simulated by the corresponding L rows of the MPB dif . The simulation of row 1 of the MMPB ⟨L⟩ can start immediately as in Figure 9 , while that of row i, i ̸ = 1, can start only when the data-movement from row i to the topmost row via local-links is completed. Formally, we can describe the algorithm as follows: Thus, we can prove that the L consecutive rows of the MMPB ⟨L⟩ can be simulated in O (L) steps by the corresponding L consecutive rows of the MPB dif . Since the mesh of size n × n is composed of n/L submeshes of size L × n, we obtain the following lemma.
Lemma 3 Any step of the MMPB
⟨L⟩ of size n × n can be simulated in O (L) steps by the MPB dif of size n × n. Figure 11 illustrates the cost for simulating consecutive L rows of the MMPB ⟨L⟩ by using the corresponding rows of the MPB dif .
From Corollary 1 and Lemma 3, we can say that any step of the MSB of size n × n can be
In what follows, we show that the time-cost can be further improved to O (log n) steps.
As is the same as that of the row number of active region in Alg Lem2 on MPB dif (Figure 9 ). Hence, by the similar argument used for proving Lemma 2, a single execution of Alg Cor1 on MMPB ⟨log n⟩ (solving CC-labeling problem for a pc-graph of a single row) can be performed in O (log n) steps by the consecutive log n rows of the MPB dif of size n × n. Then, again, by the similar argument used for proving Lemma 3, log n parallel executions of Alg Cor1 on MMPB ⟨log n⟩ can be done in O (log n) steps in a pipeline fashion by the consecutive log n rows of the MPB dif . Hence, we obtain the following lemma:
Lemma 4
The MMPB algorithm proving Corollary 1 can be executed in O (log n) steps by the MPB dif of size n × n. Figure 12 illustrates the cost for simulating consecutive log n rows of the MSB by using the corresponding rows of the MPB dif . Now, from Lemma 4, we can state the main theorem of the paper as follows:
Theorem 1 Any single step of the MSB of size n × n can be simulated in O (log n) steps by the MPB dif of size n × n.
Since the MPB dif can be obtained from the MSB without using its dynamically reconfigurable function, we can say that the MSB of size n × n can work with O (log n) step slowdown even if its reconfigurable capability is disabled. log n rows Figure 12 : The log n consecutive rows of the MSB of size n × n is simulated by the corresponding rows of the MPB dif of size n × n. Here, n = 16.
Concluding Remarks
In this paper, we showed that the MSB of size n × n can work with O (log n) step slowdown even if its reconfigurable capability is unused. As a corollary, since we have shown that the MSB of size n × n can simulate the RM of size n × n in O ( log 2 n ) steps [13] , we can state that the RM of size n × n can also work with O ( log 3 n ) step slowdown even if its reconfigurable function is unused.
Although the MPB dif model has only statically partitioned broadcasting buses, it can solve problems mostly in polylogarithmic time, for it can simulate the MSB in O (log n) steps. In addition, compared to other major models such as the hyper-cube, mesh of trees, and CCC (Cube Connected Cycles), the MPB dif is simple and is suitable for 2D layout. Furthermore, the MSB model can be viewed as a virtual programming platform for the MPB dif with only O (log n) step overhead. Hence, we think that the MPB dif may be one of the realistic mesh-based parallel computational models.
Finally, it should be mentioned that our simulation algorithm can simulate the MSB in which the concurrent write is resolved by the MIN rule [13] where the minimum among the sent values is received when a write-conflict occurs. This is because our algorithm simulates the broadcast operation of the MSB by connected-component labelling of the corresponding port-connectivity graph [13] . This fact may make up the slowdown required for the simulation because the MSB with MINbus model is very powerful, for example, it can find the minimum among the values distributed over the mesh in a constant time.
